Skip to content
cs-conference-ranking
.org
By subfield
By rank
Methodology
⌕
Search 971 venues
Home
/
VLSID
/
Paper
A Method for Synchronizing IEEE 1149.1 Test Access Port for Chip Level Testability Access.
Dilip Bhavsar
Venue
National
VLSID
Year
1998
Proceedings
VLSI Design
DBLP record
conf/vlsid/Bhavsar98 ↗
Browse the full
VLSID paper archive
.