ASIC Design for a Hybrid Approximate Floating-Point Adder with Enhanced Carry Prediction Logic.

Sridhar C, Aniruddha Kanhe

Browse the full VLSID paper archive.