Synthesis of Reversible Circuits for Testing with Universal Test Set and C-Testability of Reversible Iterative Logic Arrays.

Avik Chakraborty

Browse the full VLSID paper archive.