Skip to content
cs-conference-ranking
.org
By subfield
By rank
Methodology
⌕
Search 971 venues
Home
/
VLSID
/
Paper
Minimizing Total Wire Length By Flipping Modules.
Kyunrak Chong
,
Sartaj Sahni
Venue
National
VLSID
Year
1992
Proceedings
VLSI Design
DBLP record
conf/vlsid/ChongS92 ↗
Browse the full
VLSID paper archive
.