Skip to content
cs-conference-ranking.org

A Memory Efficient 3-D DWT Architecture.

Bipul Das, Swapna Banerjee

VenueNationalVLSID
Year2003
ProceedingsVLSI Design
DBLP recordconf/vlsid/DasB03 ↗

Browse the full VLSID paper archive.