Skip to content
cs-conference-ranking
.org
By subfield
By rank
Methodology
⌕
Search 971 venues
Home
/
VLSID
/
Paper
Quadrature Error Compensation for Jitter Reduction in High Speed Clock and Data Recovery Circuits.
Kunal Desai
,
Vijay Krishna
Venue
National
VLSID
Year
2011
Proceedings
VLSI Design
DBLP record
conf/vlsid/DesaiK11 ↗
Browse the full
VLSID paper archive
.