Skip to content
cs-conference-ranking
.org
By subfield
By rank
Methodology
⌕
Search 971 venues
Home
/
VLSID
/
Paper
A Low Power Architecture to Extend the Tuning Range of a Quadrature Clock.
Ramen Dutta
,
T. K. Bhattacharyya
Venue
National
VLSID
Year
2009
Proceedings
VLSI Design
DBLP record
conf/vlsid/DuttaB09 ↗
Browse the full
VLSID paper archive
.