Skip to content

Exceptional ASIC: Through Automatic Timing Exception Generation (ATEG).

Siva Embanath, Ramakrishnan Venkata

Year2006
ProceedingsVLSI Design

Browse the full VLSID paper archive.