Skip to content
cs-conference-ranking
.org
By subfield
By rank
Methodology
⌕
Search 971 venues
Home
/
VLSID
/
Paper
A 55-mW 300MS/s 8-bit CMOS Parallel Pipeline ADC.
Manas Kumar Hati
,
Tarun Kanti Bhattacharyya
Venue
National
VLSID
Year
2012
Proceedings
VLSI Design
DBLP record
conf/vlsid/HatiB12 ↗
Browse the full
VLSID paper archive
.