Skip to content

CMOS Scaling for sub-90 nm to sub-10 nm.

Hiroshi Iwai

Year2004
ProceedingsVLSI Design

Browse the full VLSID paper archive.