MoCSYS: A Multi-Clock Hybrid Two-Layer Router Architecture and Integrated Topology Synthesis Framework for System-Level Design of FPGA Based On-Chip Networks.

Arun Janarthanan, Karen A. Tomko

Browse the full VLSID paper archive.