Skip to content

Topological Analysis for Leakage Prediction of Digital Circuits.

Wenjie Jiang, Vivek Tiwari, Erik de la Iglesia, Amit Sinha

Year2002
ProceedingsASP-DAC/VLSI Design

Browse the full VLSID paper archive.