Skip to content

A single chip, pipelined, cascadable, multichannel, signal processor.

S. Krishnakumar, P. Suresh, S. Sadashiva Rao, M. P. Pareek, R. Gupta

Year1995
ProceedingsVLSI Design

Browse the full VLSID paper archive.