Clock Period Minimization with Iterative Binding Based on Stochastic Wirelength Estimation during High-Level Synthesis.

Vyas Krishnan, Srinivas Katkoori

Browse the full VLSID paper archive.