FEM modeling of gate resistance for 5 nm SGC/DGC Stacked Nanosheet Transistor.

Vivek Kumar, Jyoti Patel, Arnab Datta, Sudeb Dasgupta

Browse the full VLSID paper archive.