A Sub-0.5V Reliability Aware-Negative Bitline Write-Assisted 8T DP-SRAM and WL Strapping Novel Architecture to Counter Dual Patterning Issues in 10nm FinFET.

Vinay Kumar, Nikhil Puri, Sudhir Kumar, Sumit Srivastav

Browse the full VLSID paper archive.