Skip to content

Reducing Library Development Cycle Time through an Optimum Layout Create Flow.

Rituparna Mandal, Dibyendu Goswami, Arup Dash

Year2002
ProceedingsASP-DAC/VLSI Design

Browse the full VLSID paper archive.