Modeling and Reduction of Gate Leakage during Behavioral Synthesis of NanoCMOS Circuits.

Saraju P. Mohanty, Elias Kougianos

Browse the full VLSID paper archive.