Skip to content

Impact of Power Supply Noise on Clock Jitter in High-Speed DDR Memory Interfaces.

Jim Monthie, Vineet Sreekumar, Ranjit Yashwante

Year2013
ProceedingsVLSI Design

Browse the full VLSID paper archive.