Skip to content
cs-conference-ranking
.org
By subfield
By rank
Methodology
⌕
Search 971 venues
Home
/
VLSID
/
Paper
Single Edge Clock (SEC) Distribution for Improved Latency, Skew, and Jitter Performance.
Jeff Mueller
,
Resve A. Saleh
Venue
National
VLSID
Year
2008
Proceedings
VLSI Design
DBLP record
conf/vlsid/MuellerS08 ↗
Browse the full
VLSID paper archive
.