Skip to content

Single Edge Clock (SEC) Distribution for Improved Latency, Skew, and Jitter Performance.

Jeff Mueller, Resve A. Saleh

Year2008
ProceedingsVLSI Design

Browse the full VLSID paper archive.