A 2.5 V 10 bit SAR ADC.

Subhashish Mukherjee, C. Srinivasan, Vivek Pawar, Sumeet Mathur, Kiran Godbole, Eric Soenen

Browse the full VLSID paper archive.