A Semi-Digital Delay Locked Loop for Clock Skew Minimization.

Joonbae Park, Yido Koo, Wonchan Kim

Browse the full VLSID paper archive.