Design Considerations for BEOL MIM Capacitor Modeling in RF CMOS Processes.

Shyam Parthasarathy, Balaji Swaminathan, Ananth Sundaram, Robert A. Groves

Browse the full VLSID paper archive.