Architectural Comparison of Analog and Digital Duty Cycle Corrector for High Speed I/O Link.

Leneesh Raghavan, Ting Wu

Browse the full VLSID paper archive.