Skip to content
cs-conference-ranking
.org
By subfield
By rank
Methodology
⌕
Search 971 venues
Home
/
VLSID
/
Paper
A 9 bit 400 MHz CMOS Double-Sampled Sample-and-Hold Amplifier.
Sounak Roy
,
Swapna Banerjee
Venue
National
VLSID
Year
2008
Proceedings
VLSI Design
DBLP record
conf/vlsid/RoyB08 ↗
Browse the full
VLSID paper archive
.