A Completely Integrated Low Jitter CMOS PLL for Analog Front Ends in Systems on Chip Environment.

Debapriya Sahu

Browse the full VLSID paper archive.