Circuit and Architectural Co-design for Reliable Adder Cells with Steep Slope Tunnel Transistors for Energy Efficient Computing.

Sadulla Shaik, Kalva Sri Rama Krishna, Ramesh Vaddi

Browse the full VLSID paper archive.