Skip to content

Improved Timing Windows Overlap Check Using Statistical Timing Analysis.

Sachin Shrivastava, Harindranath Parameswaran

Year2011
ProceedingsVLSI Design

Browse the full VLSID paper archive.