Skip to content
cs-conference-ranking
.org
By subfield
By rank
Methodology
⌕
Search 971 venues
Home
/
VLSID
/
Paper
A Module Checking Based Converter Synthesis Approach for SoCs.
Roopak Sinha
,
Partha S. Roop
,
Samik Basu
Venue
National
VLSID
Year
2008
Proceedings
VLSI Design
DBLP record
conf/vlsid/SinhaRB08 ↗
Browse the full
VLSID paper archive
.