Skip to content

Built in Self Test Based Design of Wave-Pipelined Circuits in ASICs.

V. Vireen, N. Venugopalachary, G. Seetharaman, B. Venkataramani

Year2009
ProceedingsVLSI Design

Browse the full VLSID paper archive.