Skip to content
cs-conference-ranking
.org
By subfield
By rank
Methodology
⌕
Search 971 venues
Home
/
VLSID
/
Paper
Impact and Cost of Modeling Memories for ATPG for Partial Scan Designs.
Sitaram Yadavalli
,
Sanjay Sengupta
Venue
National
VLSID
Year
1998
Proceedings
VLSI Design
DBLP record
conf/vlsid/YadavalliS98 ↗
Browse the full
VLSID paper archive
.