Fault injection scan design for enhanced VLSI design verification.

Savio N. Chau

Browse the full VTS paper archive.