A scan cell architecture for inter-clock at-speed delay testing.

Kyoung Youn Cho, Rajagopalan Srinivasan

Browse the full VTS paper archive.