An Efficient Test Relaxation Technique for Combinational & Full-Scan Sequential Circuits.

Aiman El-Maleh, Ali Al-Suwaiyan

Browse the full VTS paper archive.