Testing combinational iterative logic arrays for realistic faults.

Dimitris Gizopoulos, Dimitris Nikolos, Antonis M. Paschalis

Browse the full VTS paper archive.