High-Voltage Stress Test Paradigms of Analog CMOS ICs for Gate-Oxide Reliability Enhancement.

Mohammad Athar Khalil, Chin-Long Wey

Browse the full VTS paper archive.