Parallelization methods for circuit partitioning based parallel automatic test pattern generation.

Robert H. Klenke, Ronald D. Williams, James H. Aylor

Browse the full VTS paper archive.