On test generation for combinational circuits consisting of AND and EXOR gates.

Shunichi Toida, Nageswara S. V. Rao

Browse the full VTS paper archive.