Easing the verification bottleneck using high level synthesis.

D. Varma, D. Mackay, P. Thiruchelvam

Browse the full VTS paper archive.