At-speed interconnect testing and test-path optimization for 2.5D ICs.

Ran Wang, Krishnendu Chakrabarty, Sudipta Bhawmik

Browse the full VTS paper archive.