Parallel logic level simulation of VLSI circuits.

Rajive L. Bagrodia, Zheng Li, Vikas Jha, Yuan Chen, Jason Cong

Browse the full WSC paper archive.