Skip to content
cs-conference-ranking
.org
By subfield
By rank
Methodology
⌕
Search 971 venues
Home
/
WSC
/
Paper
Optimization of a cycle time and utilization in semiconductor test manufacturing using simulation based, on-line, near-real-time scheduling system.
Appa Iyer Sivakumar
Venue
National
WSC
Year
1999
Proceedings
WSC
DBLP record
conf/wsc/Sivakumar99 ↗
Browse the full
WSC paper archive
.