Skip to content

Arun Goyal

Publication record assembled from the DBLP archive of ranked conferences.

Papers indexed

2

Venues

2

Active years

2019–2021

Best venue rank

National

Where they publish

Papers

2 indexed papers, newest first.

YearVenueTitleAuthors
2021VLSIDA Low Jitter Digital Loop CDR Based 8-16 Gbps SerDes in 65 nm CMOS Technology.Souradip Sen, Utkarsh Upadhyaya, Krishna Reddy Kondreddy, Arun Goyal, Sandeep Goyal, Shalabh Gupta
2019ISCASA High-Resolution Digital Phase Interpolator Based CDR with a Half-Rate Hybrid Phase Detector.Arun Goyal, Souvik Ghosh, Sandeep Goyal, Pallavi Paliwal, Shalabh Gupta