A Low Jitter Digital Loop CDR Based 8-16 Gbps SerDes in 65 nm CMOS Technology.

Souradip Sen, Utkarsh Upadhyaya, Krishna Reddy Kondreddy, Arun Goyal, Sandeep Goyal, Shalabh Gupta

Browse the full VLSID paper archive.