Skip to content

Chang Wu

Publication record assembled from the DBLP archive of ranked conferences.

Papers indexed

22

Venues

12

Active years

1996–2026

Best venue rank

A*

Where they publish

Papers

22 indexed papers, newest first.

YearVenueTitleAuthors
2026FCCMDesign Space Exploration for Layer Pipelined DNN Accelerators Based on FPGAs.Yiwei Wang, Chang Wu
2025AAAIMulti-Frame Deformable Look-Up Table for Compressed Video Quality Enhancement.Gang He, Guancheng Quan, Chang Wu, Shihao Wang, Dajiang Zhou, Yunsong Li
2024ACLMolTC: Towards Molecular Relational Modeling In Language Models.Junfeng Fang, Shuai Zhang, Chang Wu, Zhengyi Yang, Zhiyuan Liu, Sihang Li, Kun Wang, Wenjie Du, Xiang Wang
2024NSDINetAssistant: Dialogue Based Network Diagnosis in Data Center Networks.Haopei Wang, Anubhavnidhi Abhashkumar, Changyu Lin, Tianrong Zhang, Xiaoming Gu, Ning Ma, Chang Wu, Songlin Liu, Wei Zhou, Yongbin Dong, Weirong Jiang, Yi Wang
2023FPGAFPGA Technology Mapping with Adaptive Gate Decomposition.Longfei Fan, Chang Wu
2023WCNCAQM-based Buffer Delay Guarantee for Congestion Control in 5G Networks.Chang Wu, Hancheng Lu, Yuang Chen, Chenwu Zhang, Feihong Chen
2022CVPRHybrid video coding scheme based on VVC and spatio-temporal attention convolution neural network.Gang He, Kepeng Xu, Chang Wu, Zijia Ma, Xing Wen, Ming Sun
2022ISCASCharacterization of Single Event Upsets of Nanoscale FDSOI Circuits Based on the Simulation and Irradiation Results.Luchang Ding, Chang Cai, Gengsheng Chen, Zehao Wu, Jing Zhang, Chang Wu, Jun Yu
2022ISCASReal-Time Image Inpainting using PatchMatch Based Two-Generator Adversarial Networks with Optimized Edge Loss Function.Luchang Ding, Jing Zhang, Chang Wu, Chang Cai, Gengsheng Chen
2022ISPACollar Data Synthesis and Its Application for Generating Virtual Collar 3D Novel View from a Single-View.Na Guo, Pei-Wei Tsai, Hongwang Xiao, Chang Wu, Wenjuan Duan
2020CVPRA Video Compression Framework Using an Overfitted Restoration Neural Network.Gang He, Chang Wu, Lei Li, Jinjia Zhou, Xianglin Wang, Yunfei Zheng, Bing Yu, Weiying Xie
2019FPGAHighly Efficient Sparse Neural Network Computing: Hardware and Software Solutions.Yanjie Gu, Jian Yu, Tieli Sun, Chen Pan, Zhenhao Feng, Liewei Xu, Chang Wu
2019FPGAA Reconfigurable Accelerator for Sparse Convolutional Neural Networks.Weijie You, Chang Wu
2018DACResource and data optimization for hardware implementation of deep neural networks targeting FPGA-based edge devices.Xinheng Liu, Dae Hee Kim, Chang Wu, Deming Chen
2015FPGAToward Wave Digital Filter based Analog Circuit Emulation on FPGA (Abstract Only).Wei Wu, Peng Gu, Yen-Lung Chen, Chien-Nan Liu, Sudhakar Pamarti, Chang Wu, Lei He
2013ICMLCThe implementation of an improve infrared dim-small target track before detect based on DSP.Qingbo Ji, Chao Ren, Lewei Qu, Chang Wu
2000DACPerformance driven multi-level and multiway partitioning with retiming.Jason Cong, Sung Kyu Lim, Chang Wu
1999DACSimultaneous Circuit Partitioning/Clustering with Retiming for Performance Optimization.Jason Cong, Honching Li, Chang Wu
1999FPGACut Ranking and Pruning: Enabling a General and Efficient FPGA Mapping Solution.Jason Cong, Chang Wu, Yuzheng Ding
1998DACOptimal FPGA Mapping and Retiming with Efficient Initial State Computation.Jason Cong, Chang Wu
1997DACFPGA Synthesis with Retiming and Pipelining for Clock Period Minimization of Sequential Circuits.Jason Cong, Chang Wu
1996ICCDAn Improved Algorithm for Performance Optimal Technology Mapping with Retiming in LUT-Based FPGA Desig.Jason Cong, Chang Wu