FPGA Synthesis with Retiming and Pipelining for Clock Period Minimization of Sequential Circuits.

Jason Cong, Chang Wu

Browse the full DAC paper archive.