Skip to content

Chiharu Tsuruta

Publication record assembled from the DBLP archive of ranked conferences.

Papers indexed

2

Venues

1

Active years

2015–2017

Best venue rank

B

Where they publish

Papers

2 indexed papers, newest first.

YearVenueTitleAuthors
2017FPLAccelerator-in-switch: A framework for tightly coupled switching hub and an accelerator with FPGA.Chiharu Tsuruta, Takahiro Kaneda, Naoki Nishikawa, Hideharu Amano
2015FPLReduction calculator in an FPGA based switching Hub for high performance clusters.Takuya Kuhara, Chiharu Tsuruta, Toshihiro Hanawa, Hideharu Amano