Reduction calculator in an FPGA based switching Hub for high performance clusters.

Takuya Kuhara, Chiharu Tsuruta, Toshihiro Hanawa, Hideharu Amano

Browse the full FPL paper archive.