Skip to content

Dario Korolija

Publication record assembled from the DBLP archive of ranked conferences.

Papers indexed

11

Venues

9

Active years

2019–2026

Best venue rank

A*

Where they publish

Papers

11 indexed papers, newest first.

YearVenueTitleAuthors
2026EuroSysRoPeerTo: A Datacenter-Scale Architecture for Peer-To-Peer DMA between GPUs and FPGAs.Marco Venere, Giuseppe Sorrentino, Benjamin Ramhorst, Maximilian Jakob Heer, Lucian Petrica, Dario Korolija, Marco D. Santambrogio, Davide Conficconi, Gustavo Alonso, Kenneth O'Brien
2025SOSPCoyote v2: Raising the Level of Abstraction for Data Center FPGAs.Benjamin Ramhorst, Dario Korolija, Maximilian Jakob Heer, Jonas Dann, Luhao Liu, Gustavo Alonso
2024OSDIACCL+: an FPGA-Based Collective Engine for Distributed Applications.Zhenhao He, Dario Korolija, Yu Zhu, Benjamin Ramhorst, Tristan Laan, Lucian Petrica, Michaela Blott, Gustavo Alonso
2023SIGMODData Processing with FPGAs on Modern Architectures.Wenqi Jiang, Dario Korolija, Gustavo Alonso
2022ASPLOSEnzian: an open, general, CPU/FPGA platform for systems software research.David A. Cock, Abishek Ramdas, Daniel Schwyn, Michael Giardino, Adam Turowski, Zhenhao He, Nora Hossle, Dario Korolija, Melissa Licciardello, Kristina Martsenko, Reto Achermann, Gustavo Alonso, Timothy Roscoe
2022CIDRFarview: Disaggregated Memory with Operator Off-loading for Database Engines.Dario Korolija, Dimitrios Koutsoukos, Kimberly Keeton, Konstantin Taranov, Dejan S. Milojicic, Gustavo Alonso
2021ACNSTowards Efficient LPN-Based Symmetric Encryption.Sonia Bogos, Dario Korolija, Thomas Locher, Serge Vaudenay
2021FPLEasyNet: 100 Gbps Network for HLS.Zhenhao He, Dario Korolija, Gustavo Alonso
2020CIDRTackling Hardware/Software co-design from a database perspective.Gustavo Alonso, Timothy Roscoe, David A. Cock, Mohsen Ewaida, Kaan Kara, Dario Korolija, David Sidler, Zeke Wang
2020OSDIDo OS abstractions make sense on FPGAs?Dario Korolija, Timothy Roscoe, Gustavo Alonso
2019FPGADesign and Implementation of a Deterministic FPGA Router on a CPU+FPGA Acceleration Platform.Dario Korolija, Mirjana Stojilovic