Skip to content

Gerardo Soria Garca

Publication record assembled from the DBLP archive of ranked conferences.

Papers indexed

1

Venues

1

Active years

2015–2015

Best venue rank

A

Where they publish

Papers

1 indexed papers, newest first.

YearVenueTitleAuthors
2015FPGAA Hardware Implementation of a Unit for Geometric Algebra Operations With Parallel Memory Arrays (Abstract Only).Gerardo Soria Garca, Adrian Pedroza de-la-Crz, Susana Ortega-Cisneros, Juan Jos Raygoza-Panduro, Eduardo Bayro-Corrochano